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GREGORY TOOMBS. A DVS-Capable Ultra-Low-Power Subthreshold CMOS Temperature 
Sensor (Under the Supervision of Dr. Ali Manzak).
There are many contemporary contexts in which a small, low-power-consumption 
temperature sensor is very valuable. Power, area, speed and temperature range factors are 
important constraints in modern VLSI design. As transistor dimensions decrease, it is possible to 
lower the operating voltage of circuits, and dynamic voltage scaling (DVS) has been successfully 
implemented in several commercial applications to reduce power consumption. Power density is 
increasing, and the resultant temperature issues are being addressed by DVS, considered an 
efficient dynamic thermal management (DTM) technique. DVS/DTM automation techniques 
require thermal sensors that operate over a range of supply voltages. Therefore, temperature 
sensor designs such as this one are needed to address these engineering challenges.
In this thesis, a DVS-capable ultra-low-power sub threshold temperature sensor in 180 nm 
CMOS technology is proposed. The design is composed of a proportional-to-absolute-temperature 
(PTAT) current generator modified for insensitivity to power supply variation. The design is 
monolithic; the included reference current generator is a peaking source whose input is fed back 
from the output of the sensor. The design procedure includes empirical parameter extraction 
from BSIM simulations to yield a transistor model viable for design calculations, and 
adjustments to biasing and transistor dimensions to minimize power consumption and maintain 
adequate voltage supply independence and linearity. The design utilizes the exponential 
characteristics of sub threshold CMOS transistors to construct an output current that is a first- 
order Taylor approximation proportional to the thermal voltage. This is the first time such a 
design scheme is presented.
Biographical Summary
Gregory Toombs was born in Hamilton, Ontario on May 7, 1984. He studied Electronics 
Engineering Technology at RCC Institute of Technology in Concord, Ontario, receiving his 
technician diploma in 2004, technologist diploma in 2005, and Bachelor of Technology degree in 
late 2005. In 2006, he joined Research in Motion in Waterloo, Ontario as an RE Engineering 
Technician and worked for a year.
In 2007 Gregory moved to Thunder Bay, Ontario to pursue a Master of Science in Electrical 
and Computer Engineering degree at Lakehead University. His research area concerns the design 
and simulation of low-power analogue circuits. He is an active member of the Institute of 
Electrical and Electronics Engineers (IEEE), the Ontario Association of Certified Engineering 
Technicians and Technologists (OACETT), and the Ontario Society of Professional Engineers 
(OSPE).
Gregory has been granted conditional acceptance to a Ph.D. in Electrical and Computer 
Engineering at the University of Windsor to commence in the fall of 2009, where he will study 




My professors at Lakehead University have been instrumental in providing me a consistently 
practical engineering education and have succeeded in interesting me and my cohorts in what 
could otherwise be material that runs the risk of blandness.
I thank Dr. Ali Manzak, my graduate supervisor, for supporting my thesis and providing a 
tireless sense of humour; and Dr. Carlos Christoffersen, my co-supervisor, for his seemingly 
limitless expertise in analogue circuits and equally limitless amount of ideas to try when nothing 
works. The nature of this thesis requires a certain type of extreme tolerance for unpredictability, 
and both of my supervisors have demonstrated this tolerance in ample supply.
I also thank my fellow graduate students, for inspiring me with their successes and for being 
there to tell me when I have been slaving away in my room for one too many days.
I finally thank my mother and father for sending to the remote northern reaches of Ontario 









1.1 Motivation and Objectives of This Study...................................................................................1
1.2 Thesis Overview............................................................................................................................2
2 Literature Review.................................................................................................................................4
2.1 PTAT Sensors................................................................................................................................ 4
2.2 Summary of Reviewed PTAT Designs...................................................................................... 14
2.3 Review of Supporting Circuits................................................................................................... 15
3 Theoretical Operation.........................................................................................................................18
3.1 Circuit Premise..................................................................................   18
3.2 Circuit Equations........................................................................................................................ 24
4 Design..................................................................................................................................................28
4.1 Cascode Current Mirror..............................................................................................................28
4.2 Peaking Current Reference.........................................................................................................32
4.3 Startup Circuit............................................................................................................................. 35
4.4 Complete Topology..................................................................................................................... 39
4.5 Final Design Parameters............................................................................................................. 39
5 Simulation Results..............................................................................................................................41
5.1 Thermal Variation........................................................................................................................41
5.2 Power Supply Variation.............................................................................................................. 41
5.3 Monte Carlo Analysis..................................................................................................................43
5.4 Reference Behaviour....................................................................................................................45
5.5 Comparison with Literature Review........................................................................................... 46
6 Conclusions and Future Work.......................................................................................................... 48
iv
6.1 Conclusions.................................................................................................................................. 48
6.2 Future Work................................................................................................................................. 48
Appendix A. Technology Parameter Extraction................................................................................50
Appendix B. Standard deviation evaluation for the histogram of [5].............................................. 57
Appendix C. Initial Dimension Calculations...................................................................................... 58
References............................................................................................................................................ 63
List of Figures
Figure 2.1: Differential BiCMOS temperature sensor [6]...................................................................... 5
Figure 2.2: Basic bandgap reference [7]...................................................................................................5
Figure 2.3: Differential CMOS temperature sensor [5]..........................................................................6
Figure 2.4: A fully CMOS PTAT reference [9]......................................................................................8
Figure 2.5: An all-CMOS PTAT reference with large current mirrors [10]........................................9
Figure 2.6: A differential all-CMOS PTAT circuit [2].........................................................................10
Figure 2.7: A PTAT/bandgap reference using mixed CMOS/BiCMOS transistors [11]...................11
Figure 2.8: An all-CMOS subthreshold PTAT reference [12]............................................................. 12
Figure 2.9: A 65nm CMOS temperature sensor design [4]..................................................................13
Figure 2.10: Comparison of thermal ranges for the reviewed designs................................................15
Figure 2.11: A simple low-volt age current mirror [14]......................................................................... 16
Figure 2.12: Simple peaking current source [15]................................................................................... 16
Figure 3.1: System block diagram...........................................................................................................19
Figure 3.2: PMCC-delta transform........................................................................................................ 22
Figure 3.3: The biasing current generator............................................................................................. 24
Figure 3.4: The biasing current subtracter, adder and mirrors........................................................... 25
Figure 3.5: The translinear cell and output stage................................................................................. 26
Figure 4.1: Isolated low-volt age cascode current mirror......................................................................29
Figure 4.2: lOUT, ROUT and error versus variations in VLOAD..................................................... 30
Figure 4.3: PSRR, lOUT and error versus variations in VDD for ICQ input sources..................... 30
Figure 4.4: Isolated peaking current reference circuit.......................................................................... 31
Figure 4.5: Iref versus lout for Rp from lOkQ to IMQ.......................................................................33
Figure 4.6: Power consumption, PSRR and reference current as a function of supply voltage 33
Figure 4.7: Peaking reference current as a function of temperature...................................................34
Figure 4.8: The startup circuit................................................................................................................ 35
Figure 4.9: Vdd, lout, Vstart and Vra transients during startup........................................................36
Figure 4.10: The main thermal biasing section..................................................................................... 37
Figure 4.11: The ground-referred cascode bias branch and peaking source.......................................37
Figure 4.12: Thermal current subtractor, adder and mirrors............................................................... 38
Figure 4.13: The translinear cell and output block................................................................................38
Figure 4.14: An example parametric sweep of 6 and PMCC against M1-M6 width........................ 40
Figure 5.1: r\ as derived from the ratio of 1D2 to ID l..........................................................................42
Figure 5.2: IDl and 1D2.......................................................................................................................... 42
Figure 5.3: The PTAT output current................................................................................................... 42
VI
Figure 5.4: PSRR and lOUT as a function of VDD............................................................................. 43
Figure 5.5: PMCC as a function of VDD..............................................................................................44
Figure 5.6: Monte Carlo histogram of average lOUT for process and mismatch variation.............44
Figure 5.7: Output current as a function of temperature and reference current.............................. 45
Figure A.l: The parameter extraction circuit........................................................................................51
Figure A.2: Regression on temperature and corresponding error....................................................... 53
Figure A.3: Regression on VCS and corresponding error.................................................................... 53
Figure A.4: Regression on VDS and corresponding error.................................................................... 53
Figure A.5: Output resistance (NMOS and PMOS) versus VDS for length from ISOnm to 2pm. 55
Vll
List of Tables
Table 2.1: Comparison of metrics from the reviewed PTAT designs.................................................14
Table 4.1: Cascode mirror test parameter values..................................................................................29
Table 4.2: Peaking source parameters....................................................................................................32
Table 4.3: Final transistor dimensions used.......................................................................................... 39
Table 5.1: Temperature range and corresponding linearity metrics....................................................43
Table 5.2: Comparison of metrics from the reviewed PTAT designs with the current design 46
Table A.l: Assumed and extracted Mat lab regression values.............................................................52
V lll
List of Symbols
Symbol Units Value Description
(;c), P Average of x
Ô Output nonlinearity
cr Monte Carlo standard deviation
n -1.3 Sub threshold model constant of proportionality
X V ' -0.1 Output resistance parameter
R" Coefficient of determination linearity metric
PMCC Pearson product-moment correlation coefficient
k J / ° K 1.381x10'^ Boltzmann's constant
Iqn A Subthreshold model base current parameter
Iqut A Main output current
Iref A Reference current
PSRR dB Power supply rejection ratio
qe C 1.602x10-'^ Electron charge
T °K Absolute temperature
Vdd V Supply voltage
Vt V Thermal voltage
Vth V Sub threshold model threshold potential
IX
1 Introduction
1.1 Motivation and Objectives of This Study
Temperature sensors are an important aspect of many different contemporary systems, and 
are used for diverse reasons. The temperature sensor output data may be used directly; that is, 
recorded or broadcast in a climatological instrumentation setting or other environmental 
application. This data is useful not just as a primary system output but as an internal line fed to 
a control system within a CPU. Such systems commonly dynamically scale voltage or frequency 
or perform simple CPU usage throttling to regulate system temperature from values high enough 
to damage the chip, or more straightforwardly issue a warning or shut the system down when 
internal temperature exceeds such values.
A viable application for this sensor is as the constitutive element in an array of temperature 
sensors on a large silicon die prone to excessive heat generation. This assumes that the sensors 
are spaced apart enough to be adequately thermally isolated. In development it may be very 
beneficial to include such an array to be able to inexpensively monitor a die for the magnitude 
and position of localized hot spots [1],[2]. The low power consumption of the sensor sections 
would minimize the thermal contribution from the sensors themselves. This approach would 
potentially reduce or eliminate the need for expensive and complex infrared thermography 
imaging techniques. Such a technique could conceivably be extended to module-by-module DVS
[3].
Another application is cell phones and other small, wireless transmission devices. Such
devices are usually powered by battery and have very stringent restrictions on area and current 
capacity of CMOS sections. The power amplifier and, to a lesser extent, the processor of a cell 
phone both generate an amount of heat significant enough to warrant thermal monitoring in 
developmental and testing stages, if not also in actual deployment [4].
Environmental and meteorological research equipment is often limited to poor power sources 
such as batteries and solar power, and low-power temperature sensors are needed in this context 
as well.
The design goals of this study are to implement a temperature sensor capable of maintaining 
stable output despite variation in power supply voltage and, to a lesser extent, CMOS process 
parameters; to quantify linearity and to maintain that linearity at an acceptable level; to minimize 
power consumption; and to achieve a design that meets or exceeds these metrics as compared to 
other common sensor designs.
1.2 Thesis Overview
Chapter 2 assesses the state of the art regarding CMOS and BJT temperature sensors, 
summarizing the papers describing designs relevant to this work. It also assesses several designs 
for current mirrors and current references, both needed in this circuit.
Chapter 3 contains Section 3.1 that describes the basic characteristics and objectives of the 
circuit, as well as describing the quantitative metrics used to assess the quality and performance 
of the circuit. It also contains Section 3.2 that describes the specific equations that are used to 
derive the PTAT behaviour of the circuit. The main circuit schematic figures are shown and 
explained in this section.
Chapter 4 details the design of the current mirrors, the current reference, and the startup 
circuit; the nature of the tuning needed to achieve acceptable circuit performance; and the final 
transistor dimensions and bias resistor values chosen.
Chapter 5 illustrates the behaviour of the circuit over varying temperature, power supply.
and technology parameters, and lists the performance metrics of the circuit.
Chapter 6 assesses the circuit's strengths and weaknesses both in general and with respect to 
other sensors in the field, and discusses opportunities for future related work.
Appendix A. describes the work done to formulate a relatively simple mathematical model 
used to describe the behaviour of CMOS transistors in the subthreshold region for this particular 
technology (180 nm). It includes details on how Matlab is used to perform regression analysis to 
extract technology parameters used in the model, as well as the Matlab code used to perform this 
analysis.
Appendix B. shows the formulae and spreadsheet used to calculate the standard deviation for 
the output of the circuit in [5].
Appendix C. shows the calculations performed to acquire starting values for transistor 




It is important to review the current state of the art concerning temperature sensors to be 
able to effectively compare the design of the sensor in this thesis to those that are being 
developed in industry. The designs are presented in chronological order.
Altet, Rubio, Dilhaire et al. present a BiCMOS thermal sensor circuit for built-in test 
purposes [6]. It is intended to measure local temperature increases at the surface of the silicon die 
and to detect abnormal temperature gradients, in the attempt to detect a certain type of circuit 
defect that creates this gradient. The gradient is detected by comparing differential outputs from 
two different temperature sensing devices (TSDs) separated by a specific distance; in this case, 
500pm.
The circuit is fabricated using a 1.2pm BiCMOS process. The power supply voltage used is 
5V. It is specifically optimized for very high sensitivity; under certain conditions the circuit is 
able to achieve 2.7V/°C. Power consumption, linearity and PSRR are not discussed. The circuit 
schematic for the differential sensor is shown in Figure 2.1.
Meijer, Wang and Fruett discuss several PTAT concepts and circuits [7], Among them is a 
simple bandgap reference with a PTAT A node, shown in Figure 2.2. They describe the 
main drawback of this circuit to be the non-ideality of the applied amplifier and gain inaccuracy. 
A test circuit using the bipolar bandgap concept was implemented in a 500nm CMOS process. 













































Figure 2.3: Differential CMOS temperature sensor [5].
circuit experiences collector currents greater than lOpA. The tested temperature range is 250°K -  
430°K. A more complex reference using dynamic element matching is discussed, but is not 
fabricated, and no power supply rejection or power consumption performance metrics are 
included.
Li, Lai, Sin et al. introduce a thermal sensor specifically designed for high-temperature 
applications of up to 420°C [8]. It is implemented with a custom silicon-on-insulator (SOI) 
process. The layout has an SOI substrate, and two n+ regions with Ti-W electrodes configured to 
act as a thermal resistor. The fabricated resistor is 100pm wide by 12 pm long. Experimental 
results include a bias current of at least IpA, and a temperature-resistance transfer function that
is roughly linear between 25°C and 350°C. The maximal resistance shown is approximately 16kQ 
for the thin-film design; thus, the worst-case power consumption could be assumed to be 16nW 
before accounting for biasing circuitry costs. Such circuitry would have to be wholly responsible 
for managing power supply voltage variation insensitivity and signal amplification.
Syal, Lee, Ivanov et al. propose a differential CMOS temperature sensor [5]. The schematic is 
shown in Figure 2.3. Much like [6], it is intended to detect abnormal temperature gradients 
induced by circuit defects, but is implemented purely in CMOS instead of the traditional bipolar 
or BiCMOS technologies that many temperature sensor designs use. Transistor M4 acts as the 
sensing transistor; all others are for cascoded biasing. The input current is assumed to be ideal. 
The circuit is not fabricated, but CMOS layout is done in Cadence Virtuoso, and the circuit is 
simulated in Spice. The circuit is implemented in ISOnm CMOS technology and occupies 1600 
pm^. The supply voltage used is 3.3V. The sensitivity is 1.2V/°C. The linearity is 1.3% between 
0°C and 75°C, though the metric used to calculate linearity is not described. The maximal power 
is 50pW for a temperature of 85°C.
The paper also describes a second stage that uses a counter and a serial interface which 
create an output wave whose frequency is PTAT. The output has a sensitivity of 26.2kHz/°C. 
For a temperature between 0°C and 80°C, the output frequency varies between approximately 
6MHz and 8MHz. The quoted supply sensitivity is 52kHz/V. To calculate a PSRR comparable 
with that used in this thesis, a form of equation (3.3) must be used:
The quoted standard deviation from Monte Carlo process variation is 30 kHz, or 0.43% of 
the nominal output frequency. However, the process variation histogram in the paper suggests a 
standard deviation closer to 2.45°C, or 6.14% of the nominal 39.87°C (see Appendix B.).
Serra-Graells and Huertas propose an all-CMOS PTAT sensor [9]. The circuit is optimized 
for low supply voltage and low power consumption. The circuit schematic is illustrated in Figure 
2.4. The circuit operates on the premise of log companding. The Vrep taken from the source of
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Figure 2.4: A fully CMOS P TA T reference [9],
M l is ideally proportional to the product of the thermal voltage and the natural logarithm of the 
reciprocal of the gain through a specially designed attenuation loop, thus:
(2.2)
The design is fabricated in both 1.2pm and 350nm CMOS technologies. For the 1.2pm 
design, the minimum supply voltage is 900mV, the maximum power consumption is 5pW, the 
sensitivity is 220pV/°C for Vref and 1.13 nA/°C for Iref, and the PSRR is greater than 60dB in 
the operational range of Vdd > 950mV. Linearity is not quantified. Although no temperature 
range is explicitly stated, if one is inferred from the transfer function graph in the paper, the 
output is valid for the range of 0°C to 50°C at a minimum. The standard deviation of Vref over 
Monte Carlo variations is less than ~3mV. With a nominal Vref of 65mV, this implies a standard 
deviation of less than ~5%.
Aside from the excellent supply rejection ratio, power consumption and minimal supply
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Figure 2.6: A  differential all-CMOS P TA T circuit [2],
voltage, the design has the advantage of being monolithic; that is, it requires no external 
reference to operate.
Danaie and Lotfi present an all-CMOS PTAT current reference [10]. The circuit schematic is 
shown in Figure 2.5. It uses a very large high-swing quadruple current mirror and a large biasing 
section. The main objective of this circuit is to greatly increase PSRR. The circuit is not 
fabricated, but is simulated with the use of a BSIM3 model. The experimental results quote a 
temperature range of -50°C to 130°C, a supply of 1.3V, a power consumption of 80pW, and a 
PSRR consistently over lOOdB. No sensitivity or linearity metrics are provided, but it is stated 
that the PSRR remains above lOOdB in all process corners.
Chen, Meterelliyoz and Roy propose an all-CMOS PTAT sensor circuit for use in a 
temperature-adaptive voltage regulation scheme [2]. The circuit schematic is shown in Figure 2.6. 
The design generates two reference voltages that differ due to specifically chosen transistor 
dimensions, and subtracts them with a simple op-amp configured to act as a differential 
amplifier. From the temperature-output transfer function shown in the paper it can be seen that 
the circuit produces a very linear output for a wide range of temperatures, with an acceptable 







Figure 2.7: A PTAT/bandgap reference using mixed CMOS/BiCMOS transistors [11],
tendency for rather large inter-die process variation (+50mV at a nominal voltage of ~500mV, so 
- ± 10%).
Lee, Hsu and Luo propose a simple PTAT/bandgap reference circuit using two BiCMOS 
transistors Ql and Q2 for their thermal properties [11]. The schematic is shown in Figure 2.7. It 
relies on an operational amplifier and operates in a similar fashion to [2], but there are biasing 
resistors added to control circuit biasing currents. The design includes a calibration scheme to 
minimize error. The design is fabricated in a 250nm TSMC CMOS process. The temperature 
range considered is 20°C to 60°C. The nominal supply used is 2.5V, and can range from 1.8V- 
3.3V. The power consumption ranges between 300pW and 2.2mW. The design occupies less than 
Imm^. No PSRR or linearity metric data are provided.
Ueno, Hirose, Asai, et al. propose an ultra-low-power all-CMOS PTAT sensor that does not 
require the use of any bipolar or BiCMOS transistors, and does not require a custom process [12]. 
The circuit schematic is shown in Figure 2.8. The circuit relies on the exponential characteristics 
of CMOS transistors in the sub threshold region. It generates two currents Ipj and Id2 that differ 
due to a biasing resistor. These two currents are then passed through an adder, sub tractor and a 
translinear cell to manually construct an output current with a linear dependence on temperature
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and (ideally) minimized dependence on technology parameters. The current thesis employs many 
of the concepts of this circuit; for a detailed discussion refer to Section 3.2.
This circuit also includes a charge-balancing ADC. The sensor design is implemented in a 
350nm CMOS technology, and simulated with SPICE but not fabricated. The nominal power 
supply used is 1.5V. The sensitivity is 113 pA/°C from the bare PTAT section, or 21.4 Hz/°C 
from the ADC. The operational temperature range is -20°C - 100°C. The worst-case power 
consumption is 5.8pW at 100°C. No quantified linearity or PSRR data are provided.
Duarte, Geannopoulos, Mughal et al. describe a temperature sensor implemented in a 
relatively modern 65nm CMOS process [4]. The design is instantiated three times in the Intel 
Pentium 4 Processor. The circuit is intended to be part of a complete thermal management 
control system. The circuit is specifically optimized for high linearity over all process corners. 
The design includes a thermal sensor block, a DAC, a comparator and a thermal management 












Figure 2.9: A  65nm CMOS temperature sensor design [4],
No power consumption or PSRR data are provided. However, the linearity is well-quantified. 




where Y is a function of X, X  and Y are the sample means, and and Sy are the sample 
standard deviations. A PMCC value of 1 indicates a perfectly linear, positively correlated 
relationship between X and Y. Thus, the PMCC values of 0.9982, 0.9980 and 0.9996 for the 
three respective instances of the sensor in the Pentium 4 processor indicate excellent linearity.
Tsai and Chiueh have manufactured a sensor of the same topology as that of [9], but have 
refined the performance and have included more metric information [13]. Their design is 
fabricated in TSMC 130nm and 180nm CMOS processes. For the 180nm design, the range for 
which there is a linear output is -55°C to 170°C. The power consumption is 28.53 pW. The 
sensitivity is 264 pV/°C. The design occupies 1260 pm^.
13
This paper has well-quantified linearity metrics. It employs the “R̂ ” index, more commonly 
known as the coefficient of determination. It can be found by
i?' = T
where y  represents the actual data, /  represents a best-fit linear function, and (y) is the 
data mean. As with the PMCC, a value of 1 indicates a perfectly linear function, and thus the 
listed R  ̂value of 0.99788 indicates excellent linearity.
2.2 Summary of Reviewed PTAT Designs
Src. Vdd Power PSRR T range Sensitivity Linearity Area Technology Monte Carlo 
deviations
[2] 30°C - 150°C ~1.8mV/°C Good 50nm CMOS -10%
predictive model
[4] IC C  - 90°C 0.95 -  1.15 
°C/bit
Excellent 65nm CMOS
[6] 5V 2.7VAC 1.2pm BiCMOS
[7] -23°C - 157°C SOOnm CMOS
[8] > 16nW 25°C - 35CC -  370AC Acceptable >1200pm^ Custom SOI
[5] 3.3V <50pW 32.2dB 0°C - 75°C 1.2V/°C Good 1600pm^ ISOnm CMOS 0.43% or 
6.14%
[9] >950 mV <5pW >60dB 0 ° C - 50°C 220pV/°C, Good O.OSmm^ 1.2pm and <-5%
1.13 nAAC 350nm CMOS
[10] 1.3V 80pW >lOOdB -50°C - 130°C ISOnm CMOS C5%
[11] 2.5V 300pW- 20=C - 60°C < Imm^ 250nm CMOS Calibrated
(1.8V-3.3V) 2.2mW





[13] 28.53pW -55°C - 
170°C
264pV/°C Excellent 1260pm^ 130nm and 
ISOnm CMOS
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Figure 2.10: Comparison o f  thermal ranges for the reviewed designs.
2.3 Review of Supporting Circuits
In addition to a review of PTAT sensor circuit literature, it is important to review supporting 
circuits needed for the construction of the main circuit: current mirrors, and current references.
Yan and Sanchez-Sinencio have published an excellent general-purpose evaluation of several 
low-voltage current mirror designs [14]. They present the topology of Figure 2.11 as a 
conventional high-swing, low-voltage current mirror. They describe it as a regulated cascode 
structure capable of rendering an accurate transfer ratio depending on the matching between the 
left and right halves of the circuit. This circuit is capable of a much better output resistance than 
that of a simple current mirror with a single transistor for input and output, respectively. Thus, 
it is well-suited to applications such as DVS that require a higher PSRR than circuits that can 
assume a constant supply voltage. Of the fourteen mirrors described in the Low Voltage Current 
Mirror section of [14], it is the simplest high-swing design that does not require the use of 
operational amplifiers or complex biasing schemes.
Most analogue circuits, including this thesis, rely on the presence of a stable current 
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Figure 2.12: Simple peaking current source [15].
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requirement, and output resistance. Peaking current sources are current sources with both an 
input current and output current, where the transfer function between the two exhibits a 
significant local maximum at a certain value. The design is popular and is well-described in the 
literature [15],[16],[17],[18]. Figure 2.12 shows the basic circuit, whose topology need not change 
between CMOS and BJT implementations. R1 may be omitted. The peaking behaviour is due to 
the effect of the voltage drop over Ri on Q,. Before the peak, as the input increases, Q, gradually 
turns on and the current mirrored to Q a/Q b accordingly increases. After the peak, as the effect 
of increasing voltage over R2 on the gate of Qa/Qb becomes non-negligible, the current mirrored 
in Q a/Q b begins to decrease.
Presupposing the presence of a linearly varying output current at the last stage of the main 
circuit of this thesis, it can be justified that there exists a strong case for the use of a peaking 
current source whose input is mirrored from the output of the main circuit. The system will 
then constitute a feedback loop where there exists a point of local stability at the peak. The 




This thesis is comprised of a circuit design that is a hybrid of several existing circuits. The 
circuit operates in the sub threshold region and utilizes concepts from [12] to derive an output 
current that is a linear function of temperature. This derivation relies on the exponential 
characteristics of CMOS transistors in the sub threshold region, a CMOS-fabricated (on-die) 
resistor to generate two different biasing currents that are each a function of temperature, and a 
translinear cell to implement a mathematical function that generates an output current that is a 
linear function of absolute temperature to a first order of approximation in a Taylor series. The 
block diagram for the entire system is shown in Figure 3.1. Note that the feedback reference 
scheme shown in the block diagram is a modification not present in [12]; this feedback will be 
explained in Section 4.2.
One of the many challenges of CMOS circuit implementation in the subthreshold region is 
output insensitivity to changes in the voltage supply, characterized by the metric of power 
supply rejection ratio. The sub threshold biasing current and translinear scheme implemented 
with simple current mirrors produces a power supply rejection ratio insufficient for practical use 
in a dynamic voltage scaling context, and thus several significant circuit modifications must be 
performed. The most important of these is near-ubiquitous use of a standard dual-input cascoded 
current mirror design. Such current mirrors greatly increase power supply insensitivity at the 










Figure 3.1: System block diagram.
Another significant challenge in the design and implementation of this circuit is a stable 
reference current. It is sometimes assumed by papers such as [12] that an ideal current reference 
is provided beforehand. In this case an ideal current source implies complete insensitivity to 
changes in temperature, as in (3.1).
d l
-40 (3.1)
In this context an ideal current source also implies complete insensitivity to changes in 





O f course, current sources imply Iq u t instead of V q u t , and so this thesis uses ( 3 .3 ) ,
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where [x) signifies the average value of x  In this case, the averages would be taken over 
the full domain of the independent variable V q u t-  Thus, an ideal insensitivity to power supply 
variation implies
20 log
^  o u t ) r e f
0̂0 (3.4)
In practise, the only time this can occur is at values for which functions experience local 
maxima or minima, but such an asymptote in the PSRR is less meaningful than its steady-state 
value. High PSRR is difficult to achieve for low-voltage CMOS circuits in the subthreshold 
region. Although circuit designs do exist for high-PSRR current references with acceptable 
temperature independence, it is shown in this thesis that the complexity of such a design is 
unnecessary and that a standard peaking source may function instead. It is shown that the 
peaking source is not temperature-independent, but that the thermal variation effects from the 
reference do not negatively affect circuit performance, and that the reference is acceptably stable 
during power supply variation.
The circuit is implemented in a standard 180 nm CMOS technology process, and simulated 
with the Cadence® Spectre® irtuoso®  suite. CMC has kindly provided Lakehead University 
the tools and technologies required to support this software. Cadence uses a version of the BSIM 
(Berkeley Short-channel IGFET Model) simulation model. The complexity of this model makes it 
such that direct use of its equations would render basic design calculations hopelessly and 
impractically difficult. Such complexity calls for simplification for the purposes of estimate 
calculations; to this end, a simplified subthreshold behaviour model has been derived and is 
described in detail in Appendix A. The model is derived by constructing simple circuits in 
Cadence, selecting biasing currents in the general range suitable for the design of this sensor 
circuit, transferring a table of simulated values into Matlab, and running a multidimensional 
regression to fit the chosen model equations. It is shown that the correspondence between the 
behaviour simulated by BSIM and the simplified model functions is quite close.
After the circuit topology is laid out, parametric simulations must be performed in Cadence
2 0
to fine-tune the operation of the circuit. During this tuning process, the modified (independent) 
variables are the dimensions of the transistors in the circuit, the value of the biasing resistors, the 
temperature, and the supply voltage. There are dozens of dependent variables monitored, 
including the circuit currents and node voltages, and functions of these currents and voltages 
that produce meaningful system metrics. The main metrics pertinent to this circuit are power 
consumption, power supply rejection ratio, minimal operative supply voltage, output linearity, 
and output current standard deviation over process and mismatch variation during Monte Carlo 
analysis. Most of these metrics are referenced during the design process and are thus pertinent to 
a general understanding of the circuit and its performance.
Output linearity is a quantitative metric undiscussed in all but two of the reviewed papers, 
but is very important in assessing the merit of the sensor. A nonlinear output usually requires 
the use of some expensive calibration scheme or other post-processing feature to generate a linear 
function useful in practical circuit and computation environments. The PMCC metric of (2.3) 
and especially the metric of (2.4) are difficult to realize in the Cadence Wavecalc simulation 
suite. In this thesis nonlinearity of a function is primarily calculated with the simpler devised 6 
of (3.5):
( 5 ( y ( v ) )  =
d y dx  
ô x \ ô y I - 1 (3.5)
or equivalently
MAX MIN
^  M A X
J ÔI OUTÔT MAX -TMIN
■* M A X
J d l o u tÔT dT - 1 dT (34%
This formula in effect takes the instantaneous partial derivative of the dependent with 
respect to the independent and compares it to the average value of the same derivative over the 
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Figure 3.2: FMCC-delta transform.
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In practise, an average ô nonlinearity of approximately 10% produces acceptably linear 
output. The PMCC requires a value of at least 0.999 to indicate a linearity comparable to ô = 
10%. There exists a certain transform between the ô-value of a function and its PMCC, shown in 
Figure 3.2. This is plotted by taking numerical ô and PMCC data from Cadence simulations.
A method to calculate the PMCC for comparison with [4] has been devised with (3.8), and is 
computationally equivalent to (2.3):
PMCC = - 1
aj-a,
i  i  OUT
T {Iqut (3.8)
c T and O ' a r e  the standard deviations of T and lour, respectively. Internally, the Cadence 
software finds the outermost average by invoking a numerical integral that, accounting for the 
standard deviation factorization, is mathematically equivalent to the sigma term in (2.3). 
Implementing this function in Cadence requires an artificial voltage source equal to the current 
temperature, only possible by reverse-engineering Spectre's model for temperature coefficients
2 2
and obtaining (3.9):
^effective-  ̂Dc(Pl ) (3.9)
Letting Vpc -  I, p\ -  1 and Tnom ~ 1 makes the the effective voltage equal to the temperature 
which can in turn be used in (3.8).
The integral form of the PMCC expression is lengthy, but is important to understand how 
Cadence may evaluate the PMCC in a continuous dimension instead of a set of discrete data. Let 
0/„„,and 0 7 -be
^  M A X
2% /  <7 T (3.10)
MAX MIN r
M IN
I ___  rrt MAX ^  MIN  / g  1 1  \(t>T-T  ------- (3.11)
Then, (3.8) is equivalent to
M A X
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The only metric critical to the assessment of the circuit thus far undiscussed is Monte Carlo 
standard deviation. Monte Carlo analysis is a widely-used method of determining the distribution 
profile of a probabilistic function. Repeated trials are conducted and the distribution is built as a 
histogram. In Cadence, the repeated trials disturb the technology process parameters by a small 
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Figure 3.3: The biasing current generator.
The standard deviation of such a histogram is computed using the standard formula of (3.14),
I 2 ^  y
[loUTi~{^OUT (3.14)
where N is the number of trials conducted. A greater N yields a more accurate distribution. 
A large value of a  indicates that the circuit is very sensitive to small variations in CMOS process 
characteristics, such as dopant concentration, and thus would have to have some form of 
calibration stage. Conversely, a small value of a  indicates that the probability distribution of the 
output is very narrow and that circuit behaviour remains essentially unchanged during such 
variation.
The final circuit design represents a compromise between all of these metrics.
3.2 Circuit Equations
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Figure 3.4: The biasing current sub tractor, adder and mirrors.
model used for subthreshold region calculations is Equation (A.l) of Appendix A., and is 
discussed in detail there.
The circuit attempts to implement an equation to directly generate a current proportional to 
the circuit temperature. As illustrated in Figure 3.3, Mbpr/Mbqr constitute a mirror output from 
the reference that generates a certain reference current I^sf. (Compare Figures 3.3 and 3.5 to 
Figure 2.8; design changes are described in Chapter 4) This reference current induces a voltage 
ViN2 ~ViNi over the resistor Rt and a gate-source voltage over Mb. Transistors Mbl and Mb2 
experience gate voltages separated by the small voltage over the biasing resistor. The resistor is 
ideally temperature-independent; if thermal variation of the resistor becomes a factor a 
temperature-invariant equivalent resistor such as in [19] or two temperature-invariant voltage 
references could be used at the cost of increased power consumption. The Mbl and Mb2 
branches respectively generate two currents, Iqi and Id2, separated by a small value; and their 
mirror gate voltages Vow and Vq2b- If channel length modulation is neglected and transistor 
dimensions are matched, the ratio of Id2 to Idi is given as (3.15) due to (A.l).
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Then, the first term of the Taylor series expansion can give approximations (3.16) and (3.17):
D 2 ^  1 , ^ I N 2  ^  INI
  i  +  -
D l n Fi




This approximation is taken as a step toward calculating the PTAT function. To implement 
this function, both the sum and the difference of the two biasing currents must be generated. 
This necessitates the use of several current mirrors, shown in Figure 3.4: Two current mirrors for 
Idi and Id2, with outputs through Mplm/Mqlm and Mp2m/Mq2m; two current mirrors to form 
a current sub tractor loi ~ Id2, with outputs through Mp2s/Mq2s and Mcls/Mbls; and two 
current mirrors to form a current adder Idi + Id2 with outputs through Mplp/Mqlp and
2 6
Mp2p/Mq2p.
To arrive at (3.21), the translinear cell of Figure 3.5 must be used. Translinear cells are 
commonly used in both BJT-based circuits and sub threshold CMOS-based circuits to perform 
analog computation. In this case the translinear cell is comprised of M1/M2/M3/M4/M5/M6, 
with M2o/M4o/M6o for biasing. The principle of translinearity can be demonstrated by first 
applying Kirchoffs Voltage Law over the gate-source potentials of the six transistors, yielding 
(3.18):
S  ^ G 5 [ 2 n ] ~ S  ^ G 5 '[ 2 n  + 1] (3.18)
n n
Due to the exponential model of (A.l), this implies the drain current relationship of (3.19):
n  ^ D [ 2 n ] - n  ^[ 2 n ] - 1  1  Z)[2n  + 1] (3.19)
n n
The drain currents through Ml, M2, M3 and M4 are (ideally) Idi, Idi^Idi, Idi, and Id2~Idi, 
respectively. The drain current through M5 is Iref, and the drain current through M6 is the 
output. Thus, the translinear mechanism implements the relationship of (3.20):
^  D I ^  D 2 ^  R E F \ ^  0 2 " ^ ^  D l ) d  D2 ^  Dl ]  ^  OUT  (3.20)
In terms of I q u t ,  (3.20) is
Finally, substituting (3.16) and (3.17) into (3.21) yields
and thus the output current is (ideally) a linear function of the silicon's temperature due to 
the thermal voltage term, as in (A.2).
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4 Design
Design of the system required initial calculations according to the simplified model 
parameters in Appendix A., followed by fine tuning based on simulation. Initial calculations are 
shown in Appendix C..
4.1 Cascode Current Mirror
Following the theory of Section 3.2, a simple circuit was constructed for simulation in the 
Cadence software suite using a ISOnm CMOS technology. Unfortunately, the circuit exhibited 
very poor power supply independence when the topology of Figure 2.8 was used with its simple 
current mirrors.
Higher PSRR requires the extensive application of cascoded current mirrors, reviewed in 
Section 2.3. An isolated example complete with cascode bias voltage generator is illustrated in 
Figure 4.1. This mirror requires two identical inputs slinl and slin2. Note that the resistors are 
only present to demonstrate the performance of non-ideal current sources. The first current is 
used to bias M5 and M6 in order to generate the cascode biasing voltage at the gate of M6. This 
current need not be exactly equal to the main mirrored current; a current that is in the same 
general range as the mirrored current will function satisfactorily. Thus, in the final system design 
there is only one such branch whose cascode biasing voltage is reused throughout the circuit for 
all other instances of this mirror design.
All six transistors are typically matched except M5. The width-to-length ratio of M5 must 
be small to increase the voltage at its gate. Often this aspect ratio is made smaller than the aspect
2 8
■ Vdd
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Table 4.1: Cascode mirror test parameter values.
ratio of the other transistors by a factor of three to four, but in practise is made even smaller to 
bias M l correctly and overcome a mismatch between the thresholds of M6 and M2 due to the 
body effect [20]. As long as M l and M3 are matched, their drain-source voltages are equal, and 
the systematic gain error is nearly zero. However, their input branch voltages will not be equal. 
Whereas the main input branch has an input voltage equal to a single gate-source potential (M3), 
the input voltage of the cascode bias generator branch is the sum of the drain-source potential of 
M5 and the gate-source potential of M6. In the main circuit these potentials are referred to V d d  
instead of ground because the mirrors are all PMOS-based instead of NMOS-based.
This current mirror design exhibits very low error, very good power supply rejection ratio 
and very good output resistance. A test circuit was constructed in Cadence to verify the correct 































L _ l_ j  I i L
i I iL - l
J L
I I I I I I
0 0 .25 .5 .75 1.0
pvload 0
.2 .4 .6 .8 1.0
pvload 0
50 .0  150 250
pvload (E-3)
Figure 4.2: I q u t ,  R o u t  and error versus variations in V l o a d -











1 l > -
51.0
50.75-
50.5 c? .5 .0<
w -10
,2 .4 .6 .8 1.0
pvd d  0
0 .0  .25 .5 .75 1.0
p vd d  0
.5
p vdd  0
.75 1.0
Figure 4.3: PSRR, Iqut and error versus variations in Vdd For IGQ input sources. 
output branch of M1/M2. Nominal values for the test parameters are shown in Table 4.1.
Figure 4.2 shows simulated variation in loor, Rqut and error versus variations in Vload, 
calculated with (4.1) and (4.2):
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Figure 4.4: Isolated peaking current reference circuit.
I
error — — OUT
50 nA
+ 1 (4.2)
The error goes below 1% for a load voltage of approximately 120mV, and is effectively zero 
for higher voltages. The output resistance exceeds lOGQ for a load voltage of approximately 
400mV.
Figure 4.3 shows simulated variations in PSRR, /oltt and error versus variations in Vdd- Fnnis 
set to vary between OV and IV. PSRR is calculated using (3.3). The PSRR in this case is strongly 
correlated with the quality of slinl and slin2; for ideal current sources the PSRR is well above 
lOOdB, and for current sources with a conservative parallel resistance of IGQ the PSRR is 40dB, 
as shown. The worst-case error is approximately 1.6%. Note that the setup of the two 
simulations implies that the Rourca.se imposes no biasing variation on the first two branches, and 
the PSRR case does not affect the load voltage; thus the two effects are isolated. In the ideal case 
that all three branches experience a current of 50nA and for the nominal supply of IV, the power 




pll, pl2, pml, pci 1 pm
pwl 2 pm
pw2, pmw, pew 10 pm
pcwd, pmwd 1 pm
piout 50 nA
presp 1 MQ
Table 4.2: Peaking source parameters.
4.2 Peaking Current Reference
The peaking current reference introduced in Section 2.3 has been used for this thesis. To 
assess its behaviour independent of the entire system, the example isolated circuit of Figure 4.4 
has been simulated.
The essential operation of the peaking current source rests on Mpl and Rp. As the current 
through this branch increases between zero and the peak value, Mpl is turned on. As Mpl turns 
on, Vga increases and, since the voltage drop across Rp remains small due to a small current, 
Vgb is pulled up, in turn pulling up the gate voltages on Mp2a/Mp2b and increasing the output. 
As the drain current through Mpl exceeds the value required for the output to peak, the voltage 
drop across Rp becomes non-negligible and forces Vgb to decrease, in turn decreasing the gate 
voltages on Mp2a/Mp2b and decreasing the output.
Mpca/Mpcb are cascode stabilization transistors added to improve the circuit's insensitivity 
to supply variation. Their drains are connected to the two inputs of the cascoded current mirror; 
note that if a ground-referred reference were necessary this would not be needed, but the rest of 
the system requires a Vo£,-referred reference. Mra and Mrc constitute the mirror's cascode bias 
voltage generator, reused throughout the circuit so that the left portion of all other V^^-referred 
mirrors may be omitted. Mrb and Mrd are the primary reference mirror input transistors. Mrc's 
source voltage Vra is used to bias two mirror inputs and three mirror outputs in this example 
circuit. Mrd's source voltage Vrb is used to bias two reference mirror outputs: the first, to the 
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Figure 4.5: Ire f versus lout for Rp from lOkQ to IMQ.
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Figure 4.6: Power consumption, PSRR and reference current as a function o f  supply voltage. 
load s Vload.
lout is an idealized current source that models the linearly varying output of the main PTAT 
circuit. It is connected to the two mirror input transistors Mob/Mod, whose function is to mirror 
lout into the input of the peaking source. The only topological differences between this isolated 
example circuit and the circuit within the main system are the use of lout and sVload.
The main drawback to this peaking source is a reliance on a large Rp. Figure 4.5 shows Iref 
versus lout for a parametric sweep of Rp varying logarithmically between lOkQ and IMQ, with
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Figure 4.7: Peaking reference current as a function o f  temperature.
higher resistances producing lower current curves. For currents on the scale of tens to hundreds 
of nanoamps such as those used to implement the sensor as a low-power circuit, Rp must he on 
the order of IMQ for peaking source behaviour. Such a resistor would usually occupy great area 
in a VLSI design. Fortunately, there exist simple topologies for implementing high-value, low- 
error resistors in CMOS; thus, the use of such a resistor value is not unjustifiable [21].
The lowest curve of Figure 4.5 corresponds with the peaking behaviour of the source for the 
parameters of Table 4.2. Figure 4.6 shows the power consumption (in nW), PSRR, and reference 
current output as a function of a varying voltage supply, simulated with the same parameters. 
The minimal operative supply voltage is approximately 500mV. The PSRR approaches an 
adequate value of 50 dB.
Figure 4.7 shows the behaviour of the peaking current source as temperature varies. Each of 
the curves represents the reference current produced from the peaking source as a function of 
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Figure 4.8: The startup circuit.
The peak for each temperature is the curve with the highest Iref. At the lowest temperature 
shown, a peak reference current of 62 nA is produced from a PTAT current of approximately 36 
nA; at the highest temperature shown, a peak reference current of 98 nA is produced from a 
PTAT current of approximately 54 nA.
4.3 Startup Circuit
The system is a feedback loop through the main sensor circuit and the peaking current 
source. This loop has two points of stability, one where the output exhibits expected 
characteristics and one where most circuit branches are off. To ensure that the system operates 
in the former (active) region, the small startup circuit of Figure 4.8 is used.
The startup circuit is a simple and common design. Msl and Ms2 comprise an inverter. The 
input to the inverter is the cascode mirror bias voltage Vra. When this voltage goes below a 
certain threshold value, the inverter goes high and Ms3 is activated. Ms3 then pulls down Vrb, 
the reference mirror voltage, to activate the circuit. When Vra is above the inverter threshold, 
Vstart is low, Ms3 is inactive and the system's behaviour is unaffected.
To illustrate the operation of the startup circuit. Figure 4.9 shows a contrived startup 
situation where Vdd is seen to increase linearly over a period of 1 ms. Initially, Vra follows Vdd
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Figure 4.9: Vdd, lout, Vstart and Vra transients during startup.
indicating that the reference circuit is off, and lout is zero. After approximately 1.2 ms, the 
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Figure 4.13: The translinear cell and output block.
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4.4 Complete Topology
The complete system topology includes the startup circuit of Figure 4.8; the ground-referred 
cascode bias branch and the peaking source shown in Figure 4.11; the main thermal biasing 
section shown in Figure 4.10; the thermal current sub tractor, adder and mirrors shown in Figure 
4.12; and the translinear cell and output block shown in Figure 4.13.
The output block is designed to be self-biased and to avoid interference with the operation of 
the translinear cell while still preserving voltage supply insensitivity. Mca and Mcb are cascode 
transistors to improve stability. M6 ob is biased to match the operating point of M6 o by receiving 
the sum of lout (from Mopf/Moqf) and Idl (from Mplo/Mqlo), just as M6 o receives the sum of 
lout (controlled by M6 ) and Idl (from Mplm/Mqlm). M 6  and M6 b are matched. Mcb generates 
the cascode bias voltage for Mca.
4.5 Final Design Parameters




Mcpr, Mcqr, Mopp, Moqp, 
Mbpr, Mbqr, Mp2s, Mq2s, 
M plp, M qlp, Mp2p, Mq2p, 
M plm, M qlm, Mp2m, Mq2m, 
M rpt, Mrqt, Mopf, Moqf, 
M plo, M qlo, Mopo, Moqo
20000 180
Me, Mpca, Mpcb, Mbcl, 
Mbc2, M els, Mca
20000 1000
Med 1000 1000
Transistor W (nm) L (nm)
M pl 1000 500
Mp2a, Mp2b 4000 1000
Mra 500 1000
Mrb, Mrc, Mrd, M mlb, Mmld, 
Mm2b, Mm2d, Mob, Mod 20000
1000
Mb, Mbl, Mb2, M bls 10000 1000
M l, M2, M3, M4, M5, M6, 
M6b 2500 290
M2o, M4o, M6o, M6ob 3000 2500
Mcb 1000 5000
Table 4.3: Final transistor dimensions used.
Table 4.3 shows the dimensions of all transistors in the final design. Note the scaling factor 
of 180:1000 on most of the major mirrors; this is done to improve gain and to ensure that the 
translinear cell is correctly biased.
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Figure 4.14: A n example parametric sweep o f  ô and PMCC against M1-M6 width.
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These dimensions require significant fine-tuning to optimize the system's performance. Such 
fine-tuning is performed with parametric sweeps of design variables, monitoring the resulting 
value of performance metrics. Figure 4.14 shows an example of optimization for linearity where 
the widths of Ml through M6  are swept between 220 nm and 10 pm, and the PMCC and Ô 
metrics are plotted. Each coordinate of transistor width and PMCC/ô represents a sub-simulation 
in which the temperature is varied between -50°C and 150°C and the linearity metrics are taken 
from the resulting lour curve. Thus, the parametric sweeps are based on the surface function of 
Ioui(W, T), producing the two curve functions PMCC(W) and 6 (W). Note that in the graph 




Given the relationship of (3.15), p maybe found with (5.1):
The extent to which (3.15) is true may be measured by the extent to which (5.1) is constant 
over a varying temperature. This is demonstrated in the graph of Figure 5.1. The change in p is 
small enough to be negligible. Note that this is not a graph of the true r\ parameter, as it would 
be ideally perfectly constant; the graph illustrates second-order effects that are not accounted for 
in the simplified sub threshold transistor behaviour model.
Figure 5.2 shows the graphs of Idj and Ipi- Figure 5.3 shows the final PTAT output lour- The 
output is highly linear. Linearity depends on the chosen temperature range. Table 5.1 shows three 
example temperature ranges and their corresponding linearity metrics when Vod = IV. Narrower 
ranges select for regions of the output function that have better linearity. The first range shown 
may be considered the maximally wide range, as the output current approaches zero for 
temperatures below -90°C, and the function becomes highly nonlinear for temperatures above 
150°Cf
5.2 Power Supply Variation
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Figure 5.4: PSRR and I q u t  a function o f  V d d -
T min(“C) T maxC Q  6  PMCC
-90 150 11.06% 0.998731
-75 125 &12696 0/999686
-50 100 2.213% 0.999971
Table 5.1: Temperature range and corresponding linearity metrics.
for upper values of Vdd- Figure 5.4 shows PSRR and I q u t  as functions of the supply voltage for 
the nominal temperature of 300°K. The minimal supply voltage is approximately IV.
To ensure that the circuit output remains linear over a wide range of supply voltages, a 
parametric series of simulations constructing the surface function of Ioui(J, Vdd) was performed, 
yielding PMCC(Tdd). A s shown in Figure 5.5, the output remains highly linear for all values of 
Vdd above the minimal operative voltage.
5.3 Monte Carlo Analysis
Monte Carlo analysis is useful to assess the stability of the circuit over variations in the 
technology process parameters (“inter-die” variations) and matching. The most informative way
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Figure 5.6: Monte Carlo histogram o f  average lour for 
process and mismatch variation.
to do this is to set Cadence to run many simulations, slightly changing the process parameters 
each time. When the outputs are single values (rather than functions of the simulated 
independent variable, such as T or Vdd), Cadence will display a histogram of these outputs along 
with basic statistical information. This histogram is shown in Figure 5.6. The standard deviation 
is approximately 1.29 nA, or 1.76% on the mean of 73.36 nA shown in the figure.
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Figure 5.7: Output current as a function o f  temperature and reference current.
5.4 Reference Behaviour
An additional simulation was performed wherein the output from the peaking current source 
was discarded, and the reference current is varied parametrically to examine the effect on the 
current output. Figure 5.7 shows a set of curves of lout versus temperature, each for a specific 
constant value of Iref. Comparing any curve in this temperature-independent reference 
experiment to a curve of equal average gain in the final system with the peaking source included, 
the latter has better linearity in the high end.
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5.5 Comparison with Literature Review
It is important to compare the system's performance characteristics to those assessed in the 
Literature Review. Table 5.1 is a reiteration of Table 2.1 but with the first row displaying metrics 
of the current system.
Src. Vdd Power PSRR T range Sensitivity Linearity Area
i












Excellent >520pm^ 180nm CMOS 1.76%
[2] 3 0 ^ :-
150°C
-1.8mV/°C Good 50nm CMOS 
predictive model
-10%
[4] 1 0 ^ :- 0.95 -  1.15 Excellent 65nm CMOS
90°C °C/bit




[8] > 16nW 25°C - -  37n/°C Acceptable >1200pm^ Custom SOI
350°C
[5] 3.3V < 50pW 32.2dB 0 °C -
75°(]
1.2V/°C Good lôOOpnf ISOnm CMOS 0.43% or 
6.14%




Good 0.05mm^ 1.2pm and 
350nm CMOS
<-5%
[10] 1.3V 80pW >100dB -50°C - 
130°(:
IBOnm CMOS &5%
[11] Z5V 300pW- 2 0 ^ 2 - < Imm^ 250nm CMOS Calibrated
(1.8V-3.3V) 2.2mW 60°C





[13] 28.53gW -55°C - 
170°C
2&^VAC Excellent 1260pm^ 130nm and 
ISOnm CMOS
Table 5.2: Comparison o f  metrics from the reviewed P TA T designs with the current design.
The minimal voltage supply, nominal power consumption, temperature range, sensitivity, 
area and Monte Carlo stability are all quite competitive in comparison to other designs in the 
literature review. The area shown for this design is simply the sum of the transistor areas but of 
course in practise once layout has been performed, this figure will increase. The PSRR is not
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among the best but is adequate for a variable supply context. Depending on the temperature 
range considered, the linearity can be said to exceed that of all other circuits whose linearity is 
quantified: This design's potential PMCC of 0.999971 is greater than the next best circuit, [4], 
having one instance with a PMCC of 0.9996.
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6 Conclusions and Future Work
6.1 Conclusions
The design goals for this system have been met. The described circuit exhibits very low 
power consumption, very high linearity, acceptable power supply variation insensitivity, and 
acceptable characteristics in the other areas described in Section 5.5. The circuit is competitive 
with other reviewed designs, and exceeds the performance of other designs in many aspects.
The most significant advantage to this design is a very highly linear output for a wide range 
of supply voltages. This feature is especially important in DVS contexts where the sensor must 
exhibit consistent behaviour despite changes in the supply. The linearity may be attributed to the 
unique formulation of the PTAT output relying on sub threshold transistor characteristics, as 
modified from [12]. This formulation has the added advantage of being inherently largely 
independent of process parameters.
The greatest disadvantage to this design is its complexity. The circuit relies on many subtle 
mechanisms to function correctly; thus debugging, and presumably transferral to other 
technologies or simulation environments, is difficult and error-prone.
6.2 Future Work
CMOS layout was not done in this thesis. In the future, layout may be performed and the 
sensor may be fabricated for testing and comparison against simulated results. The fabrication 
process is normally quite expensive, but there are some opportunities for academic discounts or
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complete waiving of fabrication fees through corporations such as CMC.
An analog-to-digital converter (ADC) may be added to the sensor for application in digital 
system design. Such an ADC would have to adopt the same design objectives of adequate power 
supply insensitivity and power consumption, with added metrics of conversion speed and 
quantization error (among others).
The circuit may be reimplemented in a smaller, more modern technology such as a 45 nm 
CMOS process, widely available since 2007.
This work made the assumption that the main biasing resistor is temperature-independent. 
Future work could be done to examine the effect of temperature variation on the biasing resistor.
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Appendix A. Technology Parameter Extraction
As discussed in the Introduction, it would be very difficult to work with BSIM equations 
directly. They are very complex, and are implemented with the use of many piecewise functions, 
each tailored to a specific operating region of an actual fabricated CMOS transistor and tuned to 
match its real-life characteristics. Since this thesis uses transistors predominantly in the 
sub threshold region, it is justifiable to reduce the model to a more simple expression. The 
simplified expression for drain current is a function of the transistor's width, length, a constant 
Ion assumed to be a parameter of the CMOS process, the gate-source potential, the threshold 
potential Vth and constant of proportionality rj also assumed to be process parameters, the 
output resistance parameter X, and the drain-source potential. It is given as (A.l):
(A.1)
t]Vt I
Vt is the thermal voltage, given as (A.2)
(A.2)
^  e
where k  is Boltzmann's constant, T is the absolute temperature, and g, is the electron charge.
The simple circuit of Figure A.l is simulated in Cadence. Three different simulations are 
performed: drain current as a function of temperature, drain current as a function of gate-source 
voltage, and drain current as a function of drain-source voltage. A table of values is recorded 










+N vdc = pvds
1  w=pr*pl
Figure A.l: The parameter extraction circuit.
The Matlab script constructs the function of (A.l) and performs a four-dimensional 
regression over the parameters of I o n , V t h , T  k. Matlab has no direct regression feature. 
Instead, it has a multidimensional minimization function fminsearch. The minimization function 
repeatedly calls a custom error function until the error is considered minimized or until the 
alloted number of execution cycles has elapsed. In the case of this regression, the error function 
has been written to use the simple relative least-squares formula of (A.3):
Relative error =  ̂Regressed 
■^Simulated
1 (A.3)
Table A.l shows the numerical results of the regression. The listed “nominal” values are 
employed when a certain variable is not being swept during regression. For the given transistor 
dimensions and biasing voltages, and for the nominal temperature of 300°K that Cadence uses, a 
viable set of technology parameters have been extracted. With the exception of g, these 
parameters are subject to variation based on changes in the transistor dimensions, and these 
variations are difficult to predict. Nonetheless, having an approximate model facilitates design
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Dimensions 5pm/lpm
Vgs nominal 250 mV
Vos nominal 500 mV
T nominal 300 °K (26.85 °C)
Extracted parameter PMOS NMOS
22.838 pA 7.991 pA
604.913 mV 515.468 mV
n 1.305 1.315
X 0.09662 V  0.09989 V
Table A .l: Assumed and extracted Matlab regression values. 
calculations that would not otherwise be feasible with the BSIM model.
Figure A.2 illustrates the close correspondence between the simulated and regressed 
temperature dependence curves. Similarly, Figure A.3 illustrates the correspondence between the 
simulated and regressed gate-source-voltage-to-drain-current transfer function. Figure A.4 
illustrates the output resistance effect. Note that simulated data are not included for the triode 
region as this would harm the regression quality. All three error figures are plots of (A.3).
In terms of practical in-circuit behaviour. Ion denotes the drain current experienced when 
the gate-source and threshold potentials are equal and the drain-source potential is at a value that 
does not induce any output resistance effect. Vjh denotes the potential below which a gate- 
source voltage puts the transistor in the sub threshold region. X controls the partial derivative of 
the drain current with respect to drain-source voltage, and thus controls the output resistance 
effect. In most of the Theoretical Operation section this effect is neglected, but it becomes 
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Figure A.4: Regression on Vps and corresponding error
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The following is Matlab code used to perform the regression and graph the results.
function estimate
% Set up data from simulation 
clc; clear all; format short eng; 
global ids_temp; global 
global temp; global
ids_vgs; global ids_vds; 
vgs; global vds;
global params;







































23e-6, 7.9e-6; % ion
0.60, 0.52; % vth
1.30, 1.31; % eta
0.094, 0.100 ]; % lambda
% Do regression
params = fminsearch(@subth_err, start)
%Plot results 
format short eng;
legtext = { 'P Simulated', 'N Simulated', ...
'P Regressed', 'N Regressed' };
temp = 26.85; vgs = ids_vgs(:,l); vds = 0.5; 
figure(l); clf; subplotfl, 2 ,1) ; 
semilogy(vgs*[l,l,l,l], [ids_vgs(:,2 : 3), subth]); 
grid on; legend(legtext,'Location','Best'); 
xlabel('vgs (v)'); ylabel('Ids (A)');
subplot(l,2,2); vgs
semilogy(vgs*[l,l] , rerr(ids_vgs)) ; err
grid on; legend('P ','n ','Lo ca ti o n','B e s t ') ; end
xlabel('vgs (V)'); ylabel('Rel error');
temp = ids_temp(:,1); vgs = 0.25; vds =0.5;
figure(2); clf;
subplot(l,2,l);
semi l ogy( t e mp*[1,1,1,1],[ i d s _ t e m p (:,2: 3),s u b t h ] ) ; 
g r i d  on; l e g e n d ( l e g t e x t , ' L o c a t i o n ' , ' B e s t ' ) ;  
x l a be l ( ' Te mp (c) ' ) ;  y l a b e l ( ' i d s  ( A ) ' ) ;
subplot(l,2,2);
semi l ogy( t emp*[1,1], r e r r ( i d s _ t e m p ) ) ; 
g r i d  on;  l e g e n d ( ' P ' , ' N' , ' L o c a t i o n ' , ' B e s t ' ) ;  
x l a b e l ( 'Temp ( C ) ' ) ;  y l a b e l ( ' Rel e r r o r ' ) ;
temp = 26.85; vgs = 0.25; vds = ids_vds(:,1); 
figure(3); clf; subplot(l,2,l) ; 
plot(vds*[l,1,1,1], [ids_vds(:,2:3), subth]); 
grid on; legend(legtext,'Location','Best'); 
xlabel('Vds (v)'); ylabel('Ids (A)');
subplot(l,2,2);
s e m i l o g y ( v d s * [ l , l ] , r e r r ( i d s _ v d s ) ) ; 
g r i d  on;  l e g e n d ( ' P ' , ' N' , ' L o c a t i o n ' , ' B e s t ' ) ;  
x l a b e l  ( ' v d s  (v)  ' )  ; y l a b e l  ( ' Re l  e r r o r ' ) ;  
end
function fids = subth
% Return pmos/nmos Id matrix 
k = 1.3806505e-23; 
qe = 1.60217653e-19; 
wid = 5e-6; len = le-6;
global temp; global vgs; global vds; 
tempi = temp; vgsl = vgs; vdsl = vds; 
if (length(temp)~=l)
ninputs=length(temp); tempi=temp*[1,1]; end 
if (length (vgs)~=l)
ninputs=length (vgs); vgsl= vgs*[l,l]; end 
if (length (vds)~=l)
ninputs=length (vds); vdsl= vds*[l,1]; end 
mcol = ones(ninputs,l);
global params; 
ion = mcol*params(l,:) 
vth = mcol*params(2,;) 
eta = mcol*params(3,:). 
lambda = mcol*params(4,:);
fids = wid/len.*ion.*exp( ...
(vgsl-vth)*qe/k./eta./(tempi+273.15) ...
) ./ (1 - lambda.*vdsl);
end
function rerr = rerr(idmatrix)
rerr = (subth./idmatrix(: ,2:3) - 1).A2; 
end
function err = subth_err(regparams)
global ids_temp; global ids_vgs; global ids_vds; 
global temp; global vgs; global vds;
global params; 
params = regparams;
% Sum up errors from this round of regression 
vgs = 0.250; vds = 0.500; temp = ids_temp(:,1); 
err = sum(rerr(ids_temp));
vgs = ids_vgs(:,1); vds = 0.500; temp = 26.85; 
err = err + sum(rerr(ids_vgs));
0.250; vds = ids_vds(:,1); temp = 26.85; 
sum(err*0.01 + sum(rerr(ids_vds)));
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■ pl="180n":Routn —  pl='243.2n";Routn
• pl="328.6n";Routn —  pl="444n";Routn
• pl='1600n";Routn —  pl='S10.7n";Routn
■ pl="180n'';Routp —  pl='243.2n”;Routp
■ pl="328.6n";Routp —  pl-'444n":Roulp
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Figure A.5: Output resistance (NMOS and PMOS) versus Vds for length from ISOnm to 2pm.
The channel length modulation parameter X is of course a function of the transistor 
dimensions. Figure A.5 shows the effect of varying length on the output resistance, where the 
output resistance is taken as the partial derivative of V ds with respect to I ds- The aspect ratio is 
held at 5. The large discrepancy between NMOS and PMOS resistances is due to there being a 
much smaller current, and much smaller current variation, through the PMOS transistor for a 
Vgs of 250 mV.
Traditional models (such as Shichman-Hodges) define the channel length modulation effect 
using X, in turn determined by transistor length. An important difference of this model from the 
Shichman-Hodges model is that the channel length modulation term of (A.l) is a subtraction in 
the denominator (instead of an addition in the numerator). Attempting to apply the traditional 
channel length modulation model gives the illusion of X being a function of both length and 
width. The selected model fits the behaviour of Cadence simulation much better because in the 
former case, output resistance is assumed to be independent of current, but in the latter case 









o  J- DS base
Based on the values of X in Table A.l obtained with a length of 1 pm, the following 
approximations may be made.
, ,  (0.09662V-')(lnm)
\p  — (.A-/;
 ̂ [0.09989V-')(1k »,)
r l-A-.o)
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Appendix B. Standard deviation evaluation for 
the histogram of [5]
This is the derivation of a standard deviation for the histogram of circuit [5]. It uses 
frequency-weighted formulae for the mean and standard deviation.
T, n. r.«,. [ T - p ] n.
32 0 0 0
33 1 33 47.18
34 0 0 0
35 7 245 165.95
36 15 540 224.54
37 24 888 197.55
38 26 988 90.83
39 39 1521 29.45
40 39 1560 0.67
41 36 1476 46.05
42 28 1176 127.15
43 15 645 147.04
44 15 660 255.97
45 7 315 184.29
46 0 0 0
z 252 10047 1516.68
a-
Y .T ,n ,
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Appendix C. Initial Dimension Calculations
The following initial calculations needed to be performed to acquire starting values for the 
dimensions of transistors. The final values shown in Table 4.3 reflect modifications to these 
dimensions based on simulation results. Refer to the schematics in Chapter 4 for the names of 
transistors and voltage nodes in the following discussion.
Assume that Vdd = IV and T = 300°K. The thermal voltage at this temperature is given by 
(C.1):
For this temperature, we will adopt a target current of 75 nA for lout. This is a mid-range 
current that allows for good gain while still maintaining a relatively low power consumption. The 
bias currents must be significantly higher than the output current due to stability issues with 
power supply variation and Monte Carlo variation. For this reason, take 250 nA for Iref, 250 nA 
for Idl and 300 nA for Id2. A 50 nA difference between Idl and Id2 is reasonable; smaller values 
start to incur significant error in the subtraction circuit.
First consider the current mirrors. It is very important for the input half of a current mirror 
to have high output resistance, so all mirror input transistors (Mrb, Mrc, Mrd, Mmlb, Mmld, 
Mm2b, Mm2d, Mob, Mod) have a length of I pm; any higher and these transistors would take 
up too much area. The width of these transistors must be high because these transistors are very 
vulnerable to Monte Carlo variations, so let their widths he 20 pm. Since the reference and
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biasing currents must be relatively large, let there be a 1000:180 scaling factor on the mirror 
outputs (Mcpr, Mcqr, Mopp, Moqp, Mbpr, Mbqr, Mp2s, Mq2s, Mplp, Mqlp, Mp2p, Mq2p, 
Mplm, Mqlm, Mp2m, Mq2m, Mrpt, Mrqt, Mopf, Moqf, Mplo, Mqlo, Mopo, Moqo) such that 
all of these transistors have a length of 1 pm. These transistors are also sensitive to Monte Carlo 
variation, so let their widths also be 2 0  pm.
For the same stability and output resistance reasons, let the cascode transistors (Me, Mpca, 
Mpcb, Mbcl, Mbc2, Mels, Mca) be 20 pm / 1 pm. The cascode biasing transistors Mra and Med 
are more difficult to determine; they need to have much smaller aspect ratios to correctly bias 
their respective cascode sections.
Mrb and Mrd experience drain currents of Iref -  250 nA. Let the minimum drain-source 
voltage for Mrb and Mrd be 150 mV. Then Vd of Mrh = IV -  150 mV = 850 mV and Vd of Mrd 
= 850 mV -  150 mV = 700 mV. Solving (A.l) for Vgs gives (C.2):
I d L [ \ - \ V d s '^
ISOnm






=  290.850 mV
Mra and Mrc experience a ratio of 180/1000 of 250 nA, equal to 45 nA. (C.5) through (C.7) 
find the width of Mra:
F(j5 (Mra) = 150mV+290.850 mV=440.850 mV
I Vexp - TH ' f o S
n v T I
(45nA )(lpm )ll-(0.09662V '](150m V
^ ( M r a )  = -----------------   0 . 0 . 7 7 -------------------------------------- " ^ X p







For a constant current, as the width of Mra increases, the gate voltage decreases, forcing 
Mrb out of the active region; thus smaller widths allow for a safer operating range. In practice a 
slightly larger width is used to mitigate Monte Carlo variation issues.
Next we consider the biasing section. Mb has a drain current of 250 nA. Mbl and Mb2 
branches should have equal dimensions to correctly generate the two biasing currents. The 
voltage drop over Rb should not be too large (requiring a large resistance) or too small 
(generating an inadequate ld2-ldl); assume a voltage drop of 5mV and a resistor of 5mV / 250nA 
= 20kn. Since the branch of Mbpr/Mbqr/Mb only has three transistors, there is more room for 
biasing safety on the drain-source potential of Mb. Let Vds of Mb be 300mV, of course also 
equal to Vgs because it is diode-connected. Let the length he 1 pm for good output resistance. 
Then the width of Mb is found as follows:
_ (25QnA)(lpm)(l-(0.09989V ^)(300mV)) / 515.468mV-3 0 0 mV
7.991 p A 1.315(25.852mV)
= 17.169pm
(C.8)
Let Mbl, Mb2 and Mbls all be matched to Mbl; they are all cascode-protected.
Now consider the peaking current source. Rp and Mpl receive a current of 75nA from the 
PTAT output. Rp should be at least ~1MQ for peaking to occur; otherwise, the peak occurs at a 
current that is far too high for the range of this circuit. Such a resistance creates a voltage drop 
of 75mV. Similar to the biasing section, allot 300mV for the drain-source potential of Mpl. Let 
the length be 1 pm for adequate output resistance: the function of the peaking source relies on 
the drain voltage of Mpl. Since Vgs for Mp2a/Mp2b are close to that of Mpl, let Mp2a/b be 
matched to Mpl. The width is found by:
_ (75nA)(lpm)(l-(0.09989V ')(300mV)) / 515.468mV-300mV
7.991 p A 1.315(25.852 mV)
= 5.155pm
(C.9)
It should be noted that, after experimentation, this width had to be decreased substantially 
due to second-order effects resulting from the peaking topology moving the peak from its
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expected value.
Mcpr and Mcqr mirror the reference current Iref of 250 nA to Me and Med that create a 
cascode voltage reference, similar to Mra and Mrc. Med is similar to Mra in that it needs a small 
aspect ratio to correctly bias the cascode sections. To find the dimensions of this transistor, first 
examine the branch of Mp2a/Mpca. Let Mp2a and Mpca have a minimal drain-source potential 
of 150mV. The drain current through Mpca is 250nA*180/1000=45nA. Vgs is found by:
(Mpca)= 515.468 mV + 1.315 (25.852 mV) In
(45 nA) ( 1 p m) ( 1 -(  0.09989 V“' )( 150 mV (
(7.991 pA)(20pm) (C-10)
=237.038 mV
^GS(Mcd)= 150 mV+ 237.038 mV=387.038 mV (C.ll)
_ (250nA )(lpm )(l-(0.09989V~*)(l50mV)) / 515.468mV-387.038mV \
7.991 p A 1.315 (25.852 mV) / (C-12)
= 1.347 p m
The translinear block is perhaps the most complex and difficult part of the circuit for which 
initial calculations must be made. Due to the drain nodes of M2o/M4o/M6o affecting the biasing 
of two transistors each, it is more important than usual to have a very high output resistance. 
Let each of these three transistors have a length of 2pm. Ml through M6  have drain currents of 
250nA, 300-250-50nA, 300nA, 300+250-550nA, 250nA and 75*180/I000=13.5nA, respectively. 
M2o, M4o and M6 o have drain currents of 50+300=350nA, 550nA+250nA=800nA, and 
I3.5nA+250nA=263.5nA, respectively. The low current near the last stage of the circuit in the M6  
branch is especially desirable due to the effect of current on output resistance (see (A.6 )).
Start with M6 , since it is diode-connected. Its drain current and length are now known. Let 
its drain-source potential be 300mV, as with other diode-connected transistors in the circuit. The 
width is found hy
'263.5nA)(2pm)(l-(0.09989V~’)(300mV)) / 515.468 m V -300 mV '




Let M2o, M4o and M6 o be matched for simplicity Also let Ml through M6  be matched with 
each other (but not with M2o/M4o/M6o). The dimensions for Ml through M6  must be selected 
such that the most stringent restriction on biasing is met. Ml, M3 and M5 are not an issue due 
to being diode-connected, so M2, M4 and M6  must have biasing verified. Examine the gate 











Lcj (M6o) — 3 00 mV (C.16)
It would be productive to impose a minimal 150 mV of drain-source potential for M2, M4 
and M6 . One would base the bias restriction on M2 (or M4) because its drain node is biased by 
the translinear cell.
^G5 (M2o) (300mV+ ^GS(M2)j 150mV (C.17)
Interestingly, in subtracting the gate voltages in (C.17) the width and length are cancelled:
V̂
 G S(M 2o)
I 7 \ \
300mV + /7 F^ln
\ ^ D ( M 2 )  I j
= 150mV (C.18)
As long as the dimensions over transistors M l through M6  are matched, the translinear cell 
should operate in theory.
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